

**MASTER CLASS** April 8, 2026

# Leading the Future of Logic with Materials-Enabled Scaling

# Forward Looking Statements

This presentation contains forward-looking statements, including those regarding anticipated growth and trends in our businesses and markets, industry outlooks and demand drivers, technology transitions, our business and financial performance and market share positions, our capital allocation and cash deployment strategies, our investment and growth strategies, our development of new products and technologies, and other statements that are not historical facts. These statements and their underlying assumptions are subject to risks and uncertainties and are not guarantees of future performance.

Factors that could cause actual results to differ materially from those expressed or implied by such statements include, without limitation: the level of demand for our products; global economic, political and industry conditions, including changes in interest rates and prices for goods and services; the implementation of additional export regulations and license requirements and their interpretation, and their impact on our ability to export products and provide services to customers and on our results of operations; global trade issues and changes in trade and export license policies and our ability to obtain licenses or authorizations on a timely basis, if at all; imposition of new or increases in tariffs and any retaliatory measures, including their impact on demand for our products and services; our ability to effectively mitigate the impact of tariffs; the effects of geopolitical turmoil or conflicts; demand for semiconductor chips and electronic devices; customers' technology and capacity requirements; the introduction of new and innovative technologies, and the timing of technology transitions; our ability to develop, deliver and support new products and technologies; our ability to meet customer demand, and our suppliers' ability to meet our demand requirements; the concentrated nature of our customer base; our ability to expand our current markets, increase market share and develop new markets; market acceptance of existing and newly developed products; our ability to obtain and protect intellectual property rights in key technologies; cybersecurity incidents affecting our information systems or information contained in them, or affecting our operations, suppliers, customers or vendors; our ability to achieve the objectives of operational and strategic initiatives, align our resources and cost structure with business conditions, and attract, motivate and retain key employees; the effects of regional or global health epidemics; acquisitions, investments and divestitures; changes in income tax laws; the variability of operating expenses and results among products and segments, and our ability to accurately forecast future results, market conditions, customer requirements and business needs; our ability to ensure compliance with applicable law, rules and regulations; and other risks and uncertainties described in our filings with the Securities and Exchange Commission, including our most recent Forms 10-K, 10-Q and 8-K. All forward-looking statements are based on management's current estimates, projections and assumptions, and we assume no obligation to update them.

**MASTER CLASS** April 8, 2026

# Welcome


**Michael Sullivan**

Corporate Vice President  
Head of Investor Relations




# Prior View of Semi and WFE Markets

## Our Semiconductor Industry Market Thesis



## Expect Long-Term WFE to be Balanced: ICAPS, Leading, Memory



Source: Gartner, Technisights, Applied estimates. Leading nodes refers to 3nm, 5nm and 7nm.

# AI Accelerating Semiconductor Demand

**NOW:**  
**AI** Intelligent Cloud



**FUTURE:**  
**AI** Intelligence Everywhere!




Semiconductor industry revenues can potentially reach

**\$1T**

this year

# WFE Market Outlook

## FASTEST GROWING AREAS OF THE MARKET



	INFLECTIONS	
Leading-Edge Foundry/Logic	Gate-all-around transistors Backside power delivery	<b>APPLIED MATERIALS</b>  <b>#1</b> Process Equipment Company in All Three Markets
DRAM	4F <sup>2</sup> 3D DRAM	
Advanced Packaging	High-bandwidth memory (HBM) Hybrid bonding Panel substrates	

## SLOWER GROWING AREAS

NAND	Increased layers Technology transitions
ICAPS	Compound semi (SiC, GaN) Photonics

ICAPS = IoT, Communications, Auto, Power, Sensors; represents nodes 10nm and larger

# Inflection-Focused Calendar

**APRIL 8 | 9AM PT**

Logic Master Class

Webcast

**JUNE 25 | 9AM PT**

DRAM and Advanced Packaging Master Class

Webcast

**OCTOBER 12**


Investor Open House at the New  
EPIC Center Silicon Valley

Sunnyvale, CA

**OCTOBER 13**

Investor Breakfast

San Francisco, CA | Webcast



# AGENDA

**Mike Sullivan**

Welcome and Introduction

**Kevin Moraes, Ph.D.**

Innovation and Technology Strategy

**Bala Haran, Ph.D.**

Logic Transistor

**Zhebo Chen, Ph.D.**

Logic Wiring

**Q&A**

Kevin, Bala, Zhebo, Mike

**MASTER CLASS** April 8, 2026

# Innovation and Technology Strategy

**Kevin Moraes, Ph.D.**


Corporate Vice President  
Strategy and Marketing  
Semiconductor Products Group



# Inflection-Focused Innovation



# 2025 WFE (\$115B) by Technology – Materials Engineering ~50%





Source: TechInsights, April 2026. Wafer Fab Equipment (WFE) includes front-end fab equipment and excludes "Other WFE" of \$4.2 billion.

# Broad Capabilities Delivered as Unique Connected Solutions

	Applied	Competitors				
ALD	✓	✓			✓	✓
Bonding	partner					✓
Cleans	partner				✓	✓
#1 CMP	✓				✓	✓
#1 CVD	✓	✓		✓	✓	✓
ECD	✓				✓	
#1 Epitaxy	✓	✓			✓	
Etch	✓			✓	✓	✓
Furnace	partner					✓
#1 Implant	✓					
Lithography	partner		✓			
M&I (optical)	✓			✓		
#1 M&I (e-beam)	✓		✓	✓	✓	
#1 PVD	✓			✓		
#1 Thermal	✓					✓
Track						✓

## UNIQUE COMBINATIONS



# Key Levers for Energy Efficient Compute

Threshold Voltage



Resistance



Capacitance



Variability



**MASTER CLASS** April 8, 2026


# Logic Transistor

**Bala Haran, Ph.D.**


Corporate Vice President  
Integrated Materials Solutions  
Semiconductor Products Group




# Transistor Evolution and Roadmap



FinFET



GAA



Future Architectures

# FinFET → GAA: Improved Performance-Per-Watt




	FinFET	GAA
Channels	Vertical Fins	Stacked Horizontal Nanosheets
Gate Control	3 Sides	4 Sides
Complexity	Moderate	High


- ↑ 20% Area Density
- ↑ 20% Performance
- ↓ 30% Power

FinFET : fin field effect transistor  
GAA: gate-all-around

# Logic Gate-All-Around Transistor Formation: High Process Complexity



**>500 steps**  
for GAA transistor




In just ~10nm between nanosheet channels

**>5**  
distinct  
materials


**1-2nm**  
per layer  
of material

**1Å**  
precision  
required


# Shallow Trench Isolation (STI) | Integrity



Capacitance




■ No SiN layer ■ With SiN layer




# Creating Source/Drain | Etch

## Challenge

### Tapered Etch Profile




### Vertical Etch Profile Control




Sym3™ Z Magnum™ Etch with Pulsed Voltage Technology 2

# Creating Source/Drain | Epitaxy

## Challenge



## Void-Free Uniform Growth




- Unique low chamber volume
- Tight control over chamber chemistry
- High-quality films with tailored chemistries for different transistors

Centura™ Xtera™ Epi


# Creating Source/Drain | Process Co-Optimization with Metrology

## PROVision™ 10 eBeam Metrology



High-resolution imaging inside device


## Co-optimization for Void-free and Uniform Cell Fill



40% improvement in cell-to-cell variation


PROVision™ 10 eBeam Metrology  
Centura™ Xtera™ Epi

# Silicon Nanosheet Channel | Surface Treatment




GAA Transistor



Before Viva™



After Viva™



Surface Roughness




Transistor Speed




Producer™ Viva™ Radical Treatment

# Gate Stack | High-k Gate Oxide Densification




Centura™ DPN HD Treatment




- Decoupled plasma nitride (DPN) chamber conformally introduces nitrogen
- Post-nitridation anneal strengthens nitrogen bonding with hafnium oxide

# Gate Stack | Gate Metals

**1** →  
**Gate Stack**




**2** →  
**Gate Metals**




**3** →  
**Transistor Behavior**




Endura™ Trillium™ ALD






Advanced X-ray Metrology System  
Endura™ Trillium™ ALD




# Cell Area Reduction Through DTCO

## Single Diffusion Break




## Contact Over Gate




# Logic Scaling Increasingly Supported with DTCO Innovations

Intrinsic Scaling:  
Lithography


DTCO




# DTCO Driving Transistor Roadmap




FinFET




GAA



GAA with  
Backside Power



GAA with  
Isolation



CFET

FinFET : fin field effect transistor  
GAA: gate-all-around  
CFET: complimentary field effect transistor

**MASTER CLASS** April 8, 2026

# Logic Wiring

**Zhebo Chen, Ph.D.**


Senior Director

Metal Deposition Products


Semiconductor Products Group



# Zooming in on Advanced Chip Wiring




Advanced AI chip



Source: TechInsights

Microscope cross section view of chip



3D model of chip


**>20 layers**  
stacked copper interconnects

**>2,000 miles**  
wiring

**>300 billion**  
transistors

# Contacts Connect Transistors to Copper Interconnect Wiring

## Contacts



Source: TechInsights




Source: TechInsights

Interconnect

Via contacts

Trench contacts


Transistor  
source/drain  
epitaxy



# Contact Liner | Microwave Plasma Deposition

## Conventional Plasma Source



Downstream processes erode trench bottom when low-density contact liners used



## Microwave Plasma Source




Downstream processes have minimal impact on trench bottom with new, high-density contact liner

Advanced ALD SiN System





GAA transistor

# Contact Interface | Integrated Etch and Deposition




50% resistance reduction increases performance\* by up to 5%

# Contact Metal | Contact Resistance Innovations



# Contact Metal | Process + Metrology + Digital Tools for Speed



(Weeks Later)


TRADITIONAL LEARNING CYCLE



ACCELERATED LEARNING CYCLE

Close the Loop in **Hours** versus Weeks

# Interconnects Key to Chip Performance and Power



Interconnects | Routing of signals and power

Power consumption in AI chip:

Up to 50%

Opportunities:


- Minimize power use
- Boost operating frequencies
- Remove timing bottlenecks

Contacts | Connecting transistors to interconnects

Transistors | High speed switching

# Copper Interconnect Fabrication


## Dual Damascene Process: Copper Wiring Requires Many Steps




# Reducing Wiring Capacitance | Low-k Dielectrics

## Challenges


Reducing Capacitance with More Porous, Lower-k Dielectrics



Maintaining Mechanical Strength of Lower-k Dielectric Films



Increased risk of dielectric cracking during patterning and packaging




Producer™ Black Diamond™ PECVD

Source: Applied Materials

# Scaling Wiring Increases Resistance

Via resistance (a.u.)

>10x






Node

10nm

7nm

5nm

3nm




a.u.: arbitrary units

# Reducing Resistance | Selective ALD Barrier

## Challenge


### Standard barrier integration



**Via resistance increases up to 100%**  
from 5nm to 3nm node


### Selective ALD barrier integration

Eliminating barrier at bottom enables low-resistance copper-to-copper contact



**Up to 50% lower via resistance**  
compared to standard barrier


- Copper Reflow
- Liner Deposition
- Materials Modification Treatment
- Integrated On-Board Metrology
- Selective ALD Deposition
- Interface Engineering
- Surface Preparation





Endura™ CuBS™ IMS™

# Reliable Copper Gap Fill | PVD Copper Reflow


## Copper Reflow Sequence



## Complete Fill with PVD Copper Reflow




# Innovations to Extend Copper Interconnects




# Reducing Copper Resistance | Radical and Anneal Treatment

## Challenge



1. Radicals are introduced + heat is applied



Hydrogen (H) radicals  
Manganese (Mn)

2. Enhanced copper grain growth—reducing grain boundaries




Image source: Rogers Corporation



3. Mn dopants driven to surface where they enhance reliability

$>30\%$   
↓  
less resistance


Endura™ CuBS™ IMS™  
Producer™ Viva™ Radical Treatment

# Reducing Copper Overfill | Chemical Mechanical Planarization


## Challenge



Opta™ CMP



# Frontside Wiring Challenges in High-Performance Computing




Conventional Frontside  
Wiring Stack

Wiring congestion

Power voltage drops by up to 50%  
as layer counts increase

Increased capacitance and  
reliability risks

# Backside Power Benefits



Reduced wiring congestion

Lower wiring resistance and power consumption

20-30% greater logic density at same lithographic pitch

With Backside Power Distribution Network

**MASTER CLASS** April 8, 2026

# Event Summary and EPIC Preview

**Kevin Moraes, Ph.D.**

Corporate Vice President  
Strategy and Marketing  
Semiconductor Products Group



# KEY MESSAGES

AI is driving **unprecedented demand** for semiconductors and wafer fab equipment

Fastest growing areas of the WFE market are **leading-edge foundry-logic, DRAM** including **HBM**, and **Advanced Packaging**, where Applied has strong leadership


**Materials engineering** is increasingly key to roadmap inflections

Applied is ramping innovations that enable new **transistors and wiring** for **energy-efficient AI**


**Inflection-focused innovation** creates **shared value** for customers and Applied

# Applied's Technologies at Forefront of Logic Inflections

## NEW TECHNOLOGIES




Trillium™  
ALD



Sym3™ Z Magnum  
Etch



Viva™  
Radical Treatment



Precision™ Selective Nitride  
PECVD



Spectral™ Moly  
ALD

## LEADERSHIP TECHNOLOGIES




Endura™ CuBS™  
IMS™



PROVision™ 10  
eBeam Metrology



Centura™ Xtera™  
Epitaxy



Black Diamond™ Low-k  
PECVD



Centura™ DPN HD  
Treatment



Opta™  
CMP

## TECHNOLOGIES IN DEVELOPMENT



Coming soon  
SiN Contact Liner  
ALD




Coming soon  
Contact-module Platform  
IMS™




Coming soon  
X-ray Analysis  
Metrology

# Key GAA Steps Enabled by Applied Materials



# Complexity: Innovation to Commercialization Timeline




Can Take **10-15 YEARS** Today!




Complexity of GAA

- New **materials**
- New **processes**
- More **step-to-step interactions**



Complexity of 3D DRAM


- New **interactions**
- New **selective processes**



Complexity of Advanced Packaging


- New **technologies**
- More **interfaces**

# EPIC Will Enable Faster Innovation and Commercialization




# All Semiconductor Inflections Going 3D

## Leading-edge Logic




GAA Transistor



Backside Power


## DRAM: HBM + Leading Edge



High-Bandwidth Memory




4F<sup>2</sup>



3D DRAM

## System Integration



Advanced Packaging

Applied's materials engineering technologies enable energy-efficient AI

# EPIC CENTER

Collaborative platform for high-velocity  
co-innovation and commercialization  
of next-generation technology



APPLIED  
MATERIALS.

**SAMSUNG**



APPLIED  
MATERIALS.

**micron**



APPLIED  
MATERIALS.

**SK hynix**



# Inflection-Focused Calendar

**JUNE 25 | 9AM PT**

DRAM and Advanced Packaging Master Class  
Webcast

**OCTOBER 12**

Investor Open House at the New  
EPIC Center Silicon Valley  
Sunnyvale, CA

**OCTOBER 13**

Investor Breakfast  
San Francisco, CA | Webcast





APPLIED  
MATERIALS™

Material Innovation