

2024 SEMICON WEST TECHNOLOGY BREAKFAST



Forward-Looking Statements

This presentation contains forward-looking statements, including those regarding anticipated growth and trends in our businesses and markets, industry outlooks and demand drivers, technology transitions, our business and financial performance and market share positions, our investment and growth strategies, our development of new products and technologies, and other statements that are not historical facts. These statements and their underlying assumptions are subject to risks and uncertainties and are not guarantees of future performance.

Factors that could cause actual results to differ materially from those expressed or implied by such statements include, without limitation: the level of demand for our products; global economic, political and industry conditions, including rising inflation and interest rates; the implementation and interpretation of export regulations and license requirements, and their impact on our ability to export products and provide services to customers and on our results of operations; global trade issues and changes in trade and export license policies; our ability to obtain licenses or authorizations on a timely basis, if at all; the effects of geopolitical turmoil or conflicts; consumer demand for electronic products; the demand for semiconductors; customers' technology and capacity requirements; the introduction of new and innovative technologies, and the timing of technology transitions; our ability to develop, deliver and support new products and technologies; our ability to meet customer demand, and our suppliers' ability to meet our demand requirements; the concentrated nature of our customer base; our ability to expand our current markets, increase market share and develop new markets; market acceptance of existing and newly developed products; our ability to obtain and protect intellectual property rights in key technologies; our ability to achieve the objectives of operational and strategic initiatives, align our resources and cost structure with business conditions, and attract, motivate and retain key employees; the effects of regional or global health epidemics; acquisitions, investments and divestitures; changes in income tax laws; the variability of operating expenses and results among products and segments, and our ability to accurately forecast future results, market conditions, customer requirements and business needs; our ability to ensure compliance with applicable law, rules and regulations; and other risks and uncertainties described in our SEC filings, including our recent Forms 10-Q and 8-K. All forward-looking statements are based on management's current estimates, projections and assumptions, and we assume no obligation to update them.





RACE FOR AI LEADERSHIP Fueled by Materials Engineering

Michael Sullivan Corporate Vice President

JULY 9, 2024



2016 ANALYST DAY | September 21, 2016





2017 ANALYST DAY | September 27, 2017





AI Design Forum[™] 2018

Tuesday, July 10, Yerba Buena Theater, SF





Bill Dally, Ph.D. Chief Scientist NVIDIA



AI Design Forum[™] 2018

Tuesday, July 10, Yerba Buena Theater, SF





Gary Dickerson CEO Applied Materials



AI Design Forum[™] 2019

Tuesday, July 9, Yerba Buena Theater, SF





Let's push from Google and the other Al people down towards materials. And let's push from materials and devices back up.

I'd love to learn about your field and teach you about my field so we can build those solutions and the next generation of TPUs together."

> Cliff Young, Ph.D. Software Engineer Google



AGENDA

7:35 Prabu Raja, Ph.D. Race for Al Leadership

Fueled by Materials Engineering

7:55 Mark Fuselier Power and Performance in the AI Era

8:20 Device Inflection Expert Panel

- » Mehul Naik, Ph.D.
- » Sony Varghese, Ph.D.
- » Jinho An, Ph.D.
- » Sarah Wozny, Ph.D.

- Transistors and Wiring DRAM
- High-Bandwidth Memory
- Heterogeneous Integration

8:10 Mukund Srinivasan, Ph.D. Enabling the AI Device Inflections

8:50 Prabu Raja, Ph.D. Growing our Opportunity and Share

PRESENTATIONS ARE POSTED AT

https://ir.appliedmaterials.com/events





RACE FOR AI LEADERSHIP Fueled by Materials Engineering

Prabu Raja, Ph.D. President, Semiconductor Products Group

JULY 9, 2024



Tectonic Shifts in Technology are Built on Semiconductors



Source: 1 Gartner, 2 Fortune & Skyquest , 3 Yole, assumes 40% EV/AV L2+, 4 IEA

Al is the biggest inflection of our lifetimes



Growth in AI Driving Increasing Energy Consumption

		GPT-2 (2018)	GPT-3 (2020)	GPT-4 (2023)
	Compute for Model Training (FLOPs)	1X	100X	10,000X
	Energy Consumption ¹	1X	20X	250X
	Number of Chips ²	1X	20X	100X

Al to grow to 8% of US electricity demand³ by 2030

Source: Generative AI 2024 - Impact on Processors, Memory, Advanced Packaging, and Substrates report, Yole Intelligence, 2024. 1 Four NVIDIA H100 for one CPU Intel Xeon Platinum, at 90% of MAX thermal dissipation power (TDP) and ~60% for other electronic components and cooling. 2 Number of NVIDIA H100 GPUs 3 Source: Goldman Sachs Global Investment Research, 2024



Industry Focused on Accelerating Energy-Efficient Performance



Over the next decade, we must think of energy efficiency as the most important challenge."

> Lisa Su, Ph.D. CEO, AMD

Source: https://spectrum.ieee.org/amd-eyes-supercomputer-efficiency-gains and imec ITF World 2024



Key Architecture Inflections Fueling the AI Race



Leading-edge logic High-performance DRAM High-bandwidth memory Advanced packaging



All Architecture Inflections Are Becoming 3D



Race to bring new architectures to market and secure AI leadership



3D Inflections Have Increasing Process Complexity



Source: TSMC GAA: gate-all-around FET: field-effect-transistor

New materials, selective deposition and removal, and process step interactions





VIEW OF **PROCESS COMPLEXITY** (GAA Transistor)

In just ~10nm between nanosheets:

- » >5 distinct materials
- » 1–2nm per layer of material

Engineered with angstrom-level precision across more than **ten trillion transistors** at a time

GAA Transistor: 4 Major Modules





GAA Contact Engineering



Shrinking the contact area increases contact resistance

GAA: gate-all-around



GAA Transistor Contact | Example of Increasing Process Complexity



Note: General process flow

High complexity requires connecting broad set of capabilities

GAA: gate-all-around ALD: atomic layer deposition CMP: chemical mechanical planarization



Applied's Unique Connected Materials Engineering Portfolio



BROADEST CAPABILITIES

UNIQUE COMBINATIONS





GAA Contact | Integration Improves Resistance, Speed, Power



Note: General process flow

Connecting broad set of products improves performance

GAA: gate-all-around ALD: atomic layer deposition CMP: chemical mechanical planarization

Integrated

50%



Demand for Integrated Solutions Growing with Device Complexity

Complexity Grows					
	NODE	~TOTAL STEPS			
	2nm	>2,100			
	3nm	1,900			
	5nm	1,800			
	7nm	1,500			
	16/14nm	1,000			
	28nm	750			

Applied's Integrated Step Growth





Applied's Playbook for Accelerating Connectivity



Connect our unique portfolio of materials engineering products



Connect Applied's innovators to accelerate invention of novel solutions: new organization structure



Connect with customers and partners, earlier and deeper, to co-innovate the industry roadmap

2013



2023

Connecting Applied's Unique Materials Engineering Portfolio



Unit Processes

One technology in one system



Co-optimized Processes

Two or more co-optimized technologies in adjacent systems



Two or more co-optimized technologies in one system

2013



2018 Connecting Applied's Innovators to Invent Novel Solutions

NEW ORGANIZATIONS

Integrated Materials Solutions (IMS[™])

ICAPS*

Heterogenous Integration (HI)

Actionable Insight Accelerator (Al^{x™})

Systems-to-Materials

ACCELERATORS

Maydan Technology Center



Materials Engineering Technology Accelerator



Advanced Packaging Development Center



*Internet of Things, Communications, Automotive, Power and Sensors



2023
Connecting Partners to Accelerate the Industry Roadmap







Modern semiconductor technology cannot be successfully developed by a single company. Therefore, Samsung Electronics is conducting various collaborations with Applied Materials across all areas of future technology through process development to develop next-generation memory semiconductors, including HBM, artificial intelligence and cloud computing-oriented logic products. We will continue to shape the semiconductor industry ecosystem and through constant innovation, overcome the technological limitations to prepare for the Al era with you."

JAIHYUK SONG, PH.D.

Corporate President, Device Solutions CTO, Samsung Electronics



Fueling the Race for AI Leadership





AGENDA

7:35 Prabu Raja, Ph.D. Race for AI Leadership

Fueled by Materials Engineering

7:55 Mark Fuselier, AMD Power and Performance in the AI Era

8:20 Device Inflection Expert Panel

- » Mehul Naik, Ph.D.
- » Sony Varghese, Ph.D.
- » Jinho An, Ph.D.
- » Sarah Wozny, Ph.D.
- Transistors and Wiring DRAM
- High-Bandwidth Memory
- Heterogeneous Integration

8:10 Mukund Srinivasan, Ph.D.

Enabling the AI Device Inflections

8:50 Prabu Raja, Ph.D. Growing our Opportunity and Share





Power and Performance in the AI Era

Mark Fuselier Senior Vice President, Technology and Product Engineering AMD

JULY 9, 2024





Enabling the Device Inflections

Mukund Srinivasan, Ph.D. Vice President and General Manager, Semiconductor Products Group

JULY 9, 2024



CALL TO ACTION

- 1. Logic: More transistors operating at lower power
- 2. Memory: Higher capacity and bandwidth, lower latency
- 3. Packaging: Tightly integrated logic, memory and I/O to increase energy-efficient performance



AGENDA

7:35 Prabu Raja, Ph.D.

Race for AI Leadership Fueled by Materials Engineering

7:55 Mark Fuselier Power & Performance in the AI Era

8:20 Device Inflection Expert Panel

- » Mehul Naik, Ph.D.
- » Sony Varghese, Ph.D.
- » Jinho An, Ph.D.
- » Sarah Wozny, Ph.D.

Transistors and Wiring DRAM

- High-Bandwidth Memory
- Heterogeneous Integration

8:10 Mukund Srinivasan, Ph.D. Enabling the Device Inflections

8:50 Prabu Raja, Ph.D. Growing our Opportunity and Share

Driving Energy-Efficient Performance: Improves 3X Every 2 Years



Energy-Efficient Performance Drivers Include:

- 1. New transistors and materials
- 2. EUV lithography plus design-technology co-optimization (DTCO)



New Transistor GAA

DTCO Backside Power

- 3. Circuit and architecture innovations
- 4. More advanced packaging and systemtechnology co-optimization (STCO)



Energy-efficient performance (EEP) = Throughput/Watt × Throughput, in units of 1/(fJ·psec). Data are based on server GPU data. Source: Mark Liu and H.-S. Philip Wong, IEEE Spectrum, March 28, 2024. <u>https://spectrum.ieee.org/trillion-transistor-gpu</u>



GAA: gate-all-around

DTCO: Another Way to Increase Transistors per Chip



DTCO: Design Technology Co-Optimization

DTCO is enabled by materials engineering


STCO: Improves System Energy Efficiency by Orders of Magnitude



Packaging Interconnect Scaling		Bump	Microbumps	TSV	Hybrid Bonding
	I/O Density (I/O per mm ²)	10 ²	10 ³	104	10 ⁴ to 10 ⁶
	Energy (picoJ per bit)	1.5	0.5	0.1	0.05

STCO is enabled by materials engineering



Co-Innovating with Our Partners: The Global EPIC Platform



Deploying our broad, deep and connected portfolio of materials engineering solutions to support **high-velocity innovation and commercialization** of next-generation technologies

Anticipating inflections and delivering solutions critical to competitive advantage in fast-growing markets

Changing the industry's innovation model to accelerate mutual success rates and increase return on investment

META: Materials Engineering Technology Accelerator; EPIC: Equipment and Process Innovation and Commercialization



Al workloads demand massive compute memory capacity and bandwidth. To meet these demands, Micron is adopting novel manufacturing technologies for new DRAM transistor architectures and advanced packaging for higher bandwidth. With Applied Materials and its partners, we can rapidly access an expansive and connected toolkit of solutions to bring our revolutionary designs to life."

NAGA CHANDRASEKARAN, PH.D.

Senior Vice President, Technology Development Micron Technology, Inc.



Device Inflection Expert Panel



Mehul Naik, Ph.D.

Vice President of Technology, Semiconductor Products Group



Sony Varghese, Ph.D.

Sr Director of Technical Marketing, Semiconductor Products Group



Jinho An, Ph.D.

Account Technologist Director, Semiconductor Products Group



Sarah Wozny, Ph.D. Director, Semiconductor Products Group





Transistors and Wiring

Mehul Naik, Ph.D. Vice President of Technology, Semiconductor Products Group

JULY 9, 2024



The Transistor Roadmap



FET: field effect transistor; GAA: gate-all-around



Building the Gate-all-around Transistor



+ 20% transistor density

+ 20% performance

+ 30% energy efficiency

Source: Jaehun Jeong, Samsung, 2023 VLSI FET: field effect transistor; GAA: gate-all-around

Applied offers more than 10 technologies to build gate-all-around transistors



Gate-All-Around and Beyond



GAA: gate-all-around CFET: complementary field effect transistor



Shrinking Interconnects Degrade Power and Speed



Note: General R and C Trends



Applied's Leadership in Interconnect Manufacturing



Source: TechInsights



CVD: chemical vapor deposition; ALD: atomic layer deposition; PVD: physical vapor deposition; CMP: chemical mechanical planarization



Wiring Innovations for the AI Era

Press Release



NEWS RELEASE

Applied Materials Unveils Chip Wiring Innovations for More Energy-Efficient Computing

- Industry's first use of ruthenium in high-volume production enables copper chip wiring to be scaled to the 2nm node and beyond and reduces resistance by as much as 25%
- New enhanced low-k dielectric material reduces chip capacitance and strengthens logic and DRAM chips for 3D stacking

SANTA CLARA, Calif., July 8, 2024 – Applied Materials, Inc. today introduced materials engineering innovations designed to increase the performance-per-watt of computer systems by enabling copper wiring to scale to the 2nm logic node and beyond

Newest Black Diamond[™] Low-k Dielectric Film



Enabling interconnect scaling for 2nm and beyond

Lower capacitance for faster signals and lower power

✓ Increased mechanical strength for 3D die stacking

Designed for all frontside and backside wiring

PTOR at multiple leading-edge logic and DRAM chipmakers

PTOR: production tool of record



Introducing Endura[™] Copper Barrier Seed IMS[™] with Volta[™] Ru CVD



Ruthenium Cobalt ntalum nitride barrier Low-k dielectric

Enabling interconnect scaling for 2nm and beyond

- Binary system of ruthenium and cobalt enables void-free copper reflow to maximize reliability and increase yield
- Thin binary liner maximizes copper volume
- ✓ 25% lower electrical resistance significantly reduces chip power consumption
- ✓ Enhances the most critical metal layers

DTOR at all leading-edge logic chipmakers

CuBS: copper barrier seed IMS: integrated materials solution DTOR: development tool of record



Integrated Materials Solution for 2nm Node and Beyond



Endura[™] CuBS IMS[™] with Volta[™] Ru CVD

- 1. Surface Preparation
- 2. Barrier Deposition
- 3. Material Modification
- 4. Ruthenium Deposition
- 5. Cobalt Deposition
- 6. Copper Reflow



ALD: atomic layer deposition; CVD: chemical vapor deposition; PVD: physical vapor deposition, CuBS: copper barrier seed, IMS: integrated materials solution



Backside Power Delivery



Power losses and area penalty





Source: 1 J. Ryckaert et al., 2019 EDTM, 2 TSMC 2024 Symposium; µ-TSV: micro-through-silicon-via

Multiple Approaches with Scaling vs. Complexity Trade-offs





Simplified Direct Backside Contact (DBC) Process Flow



backside interconnect

MOL: middle-of-line



DBC Technology Challenges: Low-temperature Backside Contact





Applied's Logic Innovations Enable Energy-Efficient Al







DRAM

Sony Varghese, Ph.D. Senior Director of Technical Marketing, Semiconductor Products Group

JULY 9, 2024



Al Requires Advances in Memory



AI Training Workloads Accelerating

Source: OpenAI, AI and Compute, 2018

Processor-Memory Performance Gap



Source: H. Patterson and J. Hennessy, Computer Architecture: A Quantitative Approach



DRAM Roadmap



RCAT: recessed channel array transistor BCAT: buried channel array transistor VT: vertical transistor



DRAM Scaling Levers



2007 - present

CuBS: copper barrier seed BCAT: buried channel array transistor HKMG: high-k metal gate



DRAM Roadmap



DTCO: Vertical transistor DRAM with wafer bonding can increase bit density by 30%



DRAM Roadmap



RCAT: recessed channel array transistor BCAT: buried channel array transistor VT: vertical transistor



3D DRAM Will Be Different from 3D NAND



3D DRAM will require high-mobility materials, conductor etch and selective materials removal



Applied's Materials Engineering Capabilities for 3D DRAM





Images source: Applied Material



4 Form Lateral

Junction

Selective deposition



High-Bandwidth Memory

Jinho An, Ph.D. Account Technologist Director, Semiconductor Products Group

JULY 9, 2024



High-Bandwidth Memory







High-Bandwidth Memory: Incremental Materials Engineering Steps



Applied's broad portfolio supports 75% of HBM materials engineering process steps Leading in HBM with SAM share ~50%

Source: Applied Materials



High-Bandwidth Memory Controller Die





Hybrid Bonding for High-Density Chip-to-Chip Interconnects



- 80% lower thermal resistance than microbumps
- Enables 10,000 to ~1M connections per mm²
- Demands extreme process and alignment precision



Source: ECTC 2024; 16H stack





Heterogeneous Integration

Sarah Wozny, Ph.D. Director, Semiconductor Products Group

JULY 9, 2024



Al Accelerates Transition to Advanced Packaging



Source: OpenAI, "AI and Compute" 2018

Source: Evercore ISI Research, Anandtech, wccftech.com, techpowerup.com, Locuza



Advanced Packaging Roadmap Drivers





Localizing Memory Reduces Power Consumption



S. Naffziger, AMD, IEDM 2023


Packaging System Interconnect Scaling Roadmap



Power efficiency (lower interconnect length)

PCB: printed circuit board, I/O: input/output, pJ: picojoules



Panel Processing Enables Larger Packages for Al



Silicon wafer 300mm diameter

510x515mm

Round wafers have poor area efficiency

Panels enable packages as large as 10,000mm²

Source: Applied Materials



Glass Enables Larger and Faster Packages for Al



Source: Adapted from Yole Intelligence, <u>Status of the Advanced IC Substrate Industry 2023</u> PCB: printed circuit board; GPU: graphical processing unit; HBM: high-bandwidth memory



Applied is Accelerating the Panel Ecosystem



Applied leveraging its front-end process technologies and display expertise for panel packaging

Maskless digital lithography for sub-2-micron patterning

Topaz[™] for panels up to 600mm X 600mm

eBeam test technology proven in the LCD industry Glass panel manufacturing in the U.S.



High-Performance Photonics Platform at Scale





Applied's Photonics Materials-to-Systems Platform

AI Design Forum[™] 2018

Tuesday, July 10, Yerba Buena Theater, SF





Gary Dickerson CEO Applied Materials









Growing Our Opportunity and Share

Prabu Raja, Ph.D. President, Semiconductor Products Group

JULY 9, 2024



The Race for AI Leadership – Fueled by Materials Engineering







Materials Engineering Has Been ~50% or More of WFE



2012–2017 2D to 3D NAND conversion

2018–2023

EUV in leading-edge F/L and DRAM increased litho spending and reduced multipatterning steps

Source: Gartner (2011-19), TechInsights (2020-23), Applied Materials analysis. Materials Engineering is creating and depositing materials; shaping and removing materials; modifying materials; and connecting chips with advanced packaging. The related equipment categories are deposition (MOCVD, ECD/other, CVD, Epi PVD), modification (Implant, Thermal) and removal (CMP, etch). Materials Engineering excludes litho/track/mask, process control and cleans.



Applied Has Gained Share in Materials Engineering and WFE



Source: Gartner (2011-19), TechInsights (2020-23), Applied Materials analysis. Materials Engineering is creating and depositing materials; shaping and removing materials; modifying materials; and connecting chips with advanced packaging. The related equipment categories are deposition (MOCVD, ECD/other, CVD, Epi PVD), modification (Implant, Thermal) and removal (CMP, etch). Materials Engineering excludes litho/track/mask, process control and cleans.

Materials Engineering-Enabled Technology Inflections



Helping deliver 10,000X improvement in energy-efficient performance by 2040⁶

1. Jaehun Jeong, Samsung 2023 VLSI; 2. IEEE Explore 2019; TSMC 2024 Symposium; 3. Applied Materials estimates node over node 4. Applied Materials 3D DRAM vs. last generation of 4F2; 5. Applied Materials HBM3E vs. GDDR6X; 6. IEEE Spectrum, "How We'll Reach a 1 Trillion Transistor GPU"



Expect Materials Engineering to Increase within WFE Mix



Source: Applied Materials analysis

* Materials engineering vs litho/track WFE mix & ME as % of incremental WFE exclude cleans and process control

Materials engineering (ME) % of incremental WFE = (ME WFE spend on new node – ME WFE spend on prior node) / (WFE spend on new node – WFE spend on prior node)



Materials Engineering Inflections Increase Applied's Opportunity



* Per 100k wafer starts per month capacity. SAM = Served Addressable Market

Source: TechInsights, Applied Materials analysis, Sizing is based on current estimates of customer process implementations ICAPS = Internet of Things, Communications, Automotive, Power, Sensors; includes F/L spending at 10nm and above nodes.



Advanced Logic Growth Opportunities





- Unique connected portfolio of materials engineering technologies
- Incremental steps add ~\$2B SAM to Applied's leadership segments

GAA				BPD	
» » » » »	ALD CMP CVD Epitaxy Etch	» » » »	Implant Process Control PVD Selective Removal Thermal Processes	>> >> >> >> >> >> >>> >>>>>>>>>>>>>>>>	ALD CMP CVD Epitaxy Etch Process Contro
				»	PVD

Per 100k wafer starts per month capacity. SAM = Served Addressable Market GAA: gate all around, BDP backside power delivery



DRAM Growth Opportunities



Vertical Transistor (4F2)

- Materials engineering steps increase
- Uses Applied's leadership transistor and packaging technologies
- Bonding of DRAM cell and periphery CMOS wafers increases Applied's opportunity

3D DRAM

- Further increase in materials engineering intensity
- Uses Applied's leadership in high-mobility materials, conductor etch and selective materials removal

* Per 100k wafer starts per month capacity. SAM = Served Addressable Market



Packaging Growth Opportunities





Industry's broadest and most connected heterogeneous integration portfolio:

High-Bandwidth Memory

- » Serve 14 of 19 ME steps in TSV + µbump
- » Hybrid bonding increases SAM and share

Advanced Packaging

- » Extends Applied's leadership in wiring to a fast-growing new market
- » Building a leadership portfolio for emerging hybrid bonding and panel technologies
- » Applied's display expertise helps accelerate panel ecosystem

* Per 100k wafer starts per month capacity. SAM = Served Addressable Market



Applied's AI-Fueled Growth Thesis



- 1. Semiconductors significantly outgrow GDP
- 2. Fab equipment grows as fast or faster than semiconductors
- 3. Applied Semi Systems outgrows fab equipment market
- 4. Applied Global Services grows as fast or faster than Semi Systems

90 | Applied Materials External





2024 SEMICON WEST TECHNOLOGY BREAKFAST

