



THE FUTURE OF LOGIC

Gate-All-Around Is Here, Now What?



Bala Haran

**Vice President, Integrated Materials Solutions
Semiconductor Products Group**

2019 Panel Takeaways




EUV Is Here, Now What?

- AI beginning to shape the technology roadmap
- New approaches needed to drive innovation
- Requires co-optimization from materials to systems


A new playbook for collaborative innovation

What's Changed Since 2019?




IoT +AI

Cloud and edge AI driving new wave of growth and innovation



3D

3D accelerating across multiple vectors, from device to system level



Complexity

Complexity increasing across entire process technology roadmap

GAA Is Here, Now What?



Nick Yu

Google

Custom Silicon
Technologist



PR Chidambaram

Qualcomm

VP of Engineering



Kevin Fischer

Intel

VP, Interconnect
and Memory
Integration



Dong-Won Kim

Samsung

Fellow, Logic
Technology
Development



Geoffrey Yeap

TSMC

VP, Research &
Development



Victor Moroz

Synopsys

Fellow




Paul Lindner

EV Group

Executive
Technology Director

Google's Cloud TPU v4 provides exaFLOPS-scale ML with industry-leading efficiency

April 5, 2023




Google's Cloud TPUv4 enabled:

- a nearly 10x leap forward in scaling ML system performance over TPU v3
- boosting energy efficiency ~2-3x compared to contemporary ML DSAs, and
- reducing CO2e as much as ~20x over these DSAs in typical on-premise data centers

TPU v4 provides exascale ML performance, with 4096 chips interconnected by an internally-developed industry-leading optical circuit switch (OCS).


LLMs own Moore's Law?



LANGUAGE MODEL SIZES TO MAR/2023

2023-2024 OPTIMAL LANGUAGE MODELS

NOV/2023



LLMs own Moore's Law?


LANGUAGE MODEL SIZES TO MAR/2023

2023-2024 OPTIMAL LANGUAGE MODELS

NOV/
2023



- BERT 340M
- GPT-1
- GPT-2
- T5
- Chinchilla 70B 20:1
- StableLM 65B 24:1
- LLaMA-1 65B 22:1
- ELMo (94M)
- GPT-3 (175B)
- Megatron-LM (8.3B)
- Turing-NLG (17.2B)
- Megatron-Turing NLG (530B)

<https://huggingface.co/blog/large-language-models>



LLMs own Moore's Law?

Google's Cloud TPU v5 [Announced 6th Dec 2023]



Will GAA/Nanosheet trajectory keep up with LLM's growth?

Key System Themes

- GPUs vs DSAs
- Memory (more HBM, what's next)
- Chiplets (what's next)
- Interconnect (optical)
- Thermal
- Security
- Technology guardrails


Digging Deeper

- Die size scaling, intrinsic area scaling
 - » Computation and Power density
- New memory - overcome logic-to-memory bottleneck
- Perf/TCO(OpEx) vs Perf/CapEx
 - » Thermal/Power
- Silent Data Corruption eliminate/early-detect soft defects?



Gemini

Digital Switching and Leakage Power Will Limit Industry




- Product power reductions slowing for lack of true universal curve gain
- Multi-die/Chiplet mostly help with memory access power
- DTCO based power gains advertised hard to realize on product
- Vdd and leakage reduction essential



- The State of Logic is STRONG
(~~5nm mass production in 1H '20~~)
N3/N4/N5 in mass production
- The Future of Logic is BRIGHT
(~~3nm and 2nm in development~~)
2nm MP in 2025
- Adv. Logic Tech:
 - 1) Mobile AI mobile
 - 2) High-Performance Computing AI data center scale computing
 - 3) Automotive AI driving
 - 4) IOT AI everywhere

- **PPACT**: traditional scaling → DTCO scaling → system scaling/integration
- Power supply scaling and low V_{dd} operation
- More energy-efficient and high-performance transistors
- Houston, we have a problem: Interconnect Resistances
BSPDN


Enabled by TSMC
Adv Logic +
3DFabric™ (CoWoS,
SoIC, and InFO)
Technologies



AI Revolution Driven by Semiconductors



Intel Roadmap: Next Step in 5 Nodes in 4 Years



PowerVia and RibbonFET on Intel 20A and Intel 18A

- Improved perf. per watt
- Improved density
- Reduced node over node cost increases
- Improved design flexibility

Learn more at www.Intel.com/ProcessInnovation

Frontside Power Delivery

Signal wires and power wires compete for the same resources at every metal layer

Requires aggressive scaling of metal layer pitches:


- High cost
- Higher voltage droop
- Higher RC delay

PowerVia Backside Power Delivery


Signal wires and power wires are decoupled and optimized separately

Value Proposition:

- Better Performance
- Lower signal RC
- Reduces voltage droop
- Lower Cost
- More Design Flexibility








Intel Innovation 2023



MBCFET (Multi-Bridge-Channel FET)

Key Messages

- Learnings from the 3nm MBCFET ramp
 - » Metrology & Inspection
 - » Limited spacing for metal gate
 - » Co-optimization of devices with wide/narrow widths
- View of the roadmap for upcoming inflections
 - » Extending the MBCFET era
 - Additional nanosheets for enhanced drive current and cell scaling
 - Introduction of CFET and/or BSPDN for STD cell scaling extension
 - Implementation of 2D Materials in GAA MBCFET architecture
 - » Implementation of backside power delivery
 - Improved IR drop and area gain corresponding to frontside PDN
 - Additional performance/power gain and increased design freedom with less congestion
 - Increased the difficulty of DTCO and STCO to utilize BSPDN




Key Messages

- Collaboration with Foundries & Fabless to Optimize EDA tools for
 - » GAA & CFET (Si, SiGe, stress)
 - » BS PDN (power, clock, signal)
 - » Chiplets (hybrid bonding, I/O devices)
 - » Library optimization (track height mix)

- Fast DTCO exploration to boost PPA for specific chip applications
 - » 3 days turn around time

- Collaborative and Generative AI
 - » DSO.ai (Design Space Optimization)
 - » Synopsys.ai Copilot (full EDA stack)

Wafer Bonding is a Scaling Booster



- Wafer Bonding
 - » Complements the traditional dimensional scaling
- Wafer-to-Wafer Hybrid Bonding:
 - » Enables higher functional density at the wafer level back end
- Active Layer Transfer Fusion Bonding:
 - » Exploits the wafer back side and enables front end transistor level stacking

GAA Is Here, Now What?



Nick Yu

Google

Custom Silicon
Technologist



PR Chidambaram

Qualcomm

VP of Engineering



Kevin Fischer

Intel

VP, Interconnect
and Memory
Integration



Dong-Won Kim

Samsung

Fellow, Logic
Technology
Development



Geoffrey Yeap

TSMC

VP, Research &
Development



Victor Moroz

Synopsys

Fellow



Paul Lindner

EV Group

Executive
Technology Director



Thank You for Joining Us!