



MEMORY MASTER CLASS

MAY 5, 2021

Forward-Looking Statements and Other Information

Today's presentations contain forward-looking statements, including those regarding anticipated growth and trends in our businesses and markets, industry outlooks and demand drivers, technology transitions, our business and financial performance and market share positions, our investment and growth strategies, our development of new products and technologies, our business outlook for fiscal 2021 and beyond, and other statements that are not historical facts. These statements and their underlying assumptions are subject to risks and uncertainties and are not guarantees of future performance.

Factors that could cause actual results to differ materially from those expressed or implied by such statements include, without limitation: the level of demand for our products; global economic and industry conditions; the effects of regional or global health epidemics, including the severity and duration of the ongoing COVID-19 pandemic; global trade issues and changes in trade and export license policies, including the recent rules and interpretations promulgated by the U.S. Department of Commerce expanding export license requirements for certain products sold to certain entities in China; consumer demand for electronic products; the demand for semiconductors; customers' technology and capacity requirements; the introduction of new and innovative technologies, and the timing of technology transitions; our ability to develop, deliver and support new products and technologies; the concentrated nature of our customer base; acquisitions, investments and divestitures; changes in income tax laws; our ability to expand our current markets, increase market share and develop new markets; market acceptance of existing and newly developed products; our ability to obtain and protect intellectual property rights in key technologies; our ability to achieve the objectives of operational and strategic initiatives, align our resources and cost structure with business conditions, and attract, motivate and retain key employees; the variability of operating expenses and results among products and segments, and our ability to accurately forecast future results, market conditions, customer requirements and business needs; our ability to ensure compliance with applicable law, rules and regulations; and other risks and uncertainties described in our SEC filings, including our recent Forms 10-Q and 8-K. All forward-looking statements are based on management's current estimates, projections and assumptions, and we assume no obligation to update them.

Applied Materials, the Applied Materials logo, and other trademarks so designated as product names are trademarks of Applied Materials, Inc. Other names and brands are the property of third parties.



2021 Master Classes

WELCOME

Michael Sullivan

CVP, Head of Investor Relations

MEMORY MASTER CLASS | May 5, 2021

UPCOMING INVESTOR EVENTS

MASTER CLASSES

**APRIL
6**

2021
Investor
Meeting

May
5

Memory

June
16

Logic


Second Half
2021

- Specialty semiconductors
- Heterogeneous design and advanced packaging
- Inspection and process control

AGENDA

- 9:00 **PART 1** HOST: Mike Sullivan
Memory Thesis
Fireside Chat | Ed Doller
- 9:15 **PART 2** HOST: Kevin Moraes, Ph.D.
Memory Technology
DRAM | Sony Varghese, Ph.D.
NAND | Sean Kang, Ph.D.
- 9:50 **PART 3** HOST: Raman Achutharaman, Ph.D.
Memory Growth Opportunities
- 10:00 **Q&A** Raman, Kevin, Mike

Historical WFE




Source: Gartner, VLSI, Applied Materials.

Applied Materials External Use

PRESENTED IN
2017
Master
Class

Rising WFE Driven by New Devices and Applications



PRESENTED IN

2017 Master Class



Source: The Economist, May 2017

MEMORY DEMAND: CONTEXT

Big Data and Artificial Intelligence can **transform entire industries** – happening faster than many people think

Explosion of data storage requirements created by IoT, Big Data, AI and streaming video has only just begun

Data generation from **new categories can potentially dwarf existing** applications within a few years


External Use

APPLIED
MATERIALS

PRESENTED IN

2017 Master Class

Data Generation to Memory Relationship | Historical




Source: Cisco VNI, Cisco, Gartner, Factset, Applied Materials internal analysis
2006 to 2016 data from Cisco and Gartner. 2017 to 2020 projections from Cisco for data generation (VNI IP traffic), and industry average estimates for DRAM and NAND content shipments

External Use



Data Generation By Category (ZB)




SEMI GROWTH NO LONGER LIMITED BY HUMAN CONSUMPTION

Semi content per unit		2015	2020	2025F
	HIGH END SMARTPHONE	\$100	\$170	\$275
	AUTO (GLOBAL AVERAGE)	\$310	\$460	\$690
	DATACENTER SERVER (CPU + ACCELERATOR)	\$1,620	\$2,810	\$5,600
	SMARTHOME (GLOBAL AVERAGE)	\$2	\$4	\$9

SILICON CONTENT GROWING AS EVERYTHING GETS SMARTER

Historical WFE Mix



Long-Term Average

Foundry / Logic vs. Memory mix consistent over time

- 10-year and 20-year averages: Foundry / Logic > 55%
- Foundry / Logic > Memory in 17 of past 20 years

Memory Market Segmentation



		ACCESS TIME	GB COST (\$)*	
VOLATILE	SRAM	Nanoseconds	>\$1,200	} Today's Focus
	DRAM	~35 nanoseconds	~\$5.25	
PERSISTENT	MRAM	~50 nanoseconds	>\$1,800	
	PCRAM	>100 nanoseconds	~\$2.85	
	NAND SSD	~100 microseconds	~\$0.15	
	Hard Disk Drive	~3 milliseconds	~\$0.02	

* Cost estimates based on retail devices and pricing



PART 2


Memory Challenges and Roadmaps – DRAM

Sony Varghese, Ph.D.

Director, Strategic Marketing

MEMORY MASTER CLASS | May 5, 2021

DRAM: High-Speed Volatile Memory





State of art technology

- Die density - 16Gb
- Package density – 512GB
- Speed – 7200Mbps

3 key PPACt enablers – Cell, Peri, and Package


Physics of DRAM and Implications for Scaling

DRAM read operation schematic




Peri transistor variability (V_t mismatch) impacts sensing margin

Sensing margin¹ is shrinking with decreasing capacitor charge



Gate length scaling² lagging projection for acceptable sensing margin



Source 1: A. Spessot, IEEE Transactions on electron devices, vol. 67, no. 4, April 2020
Source 2: TechInsights and Applied Materials projections

DRAM Scaling Roadmap

Year of first production	Node (nm)	Cell capacitance (fF)	Periphery gate length (nm)	Key inflections
2017	20	13	100-115	Lattice for capacitor
2019 ~	17	10	75-90	SAQP ¹
2021 ~	15	7	65-80	DDR5, More SAQP, EUV, HKMG ²
2023 ~	13	5	50-60	Commodity DRAM HKMG ²
2025 ~	11	3	45-55	Low resistance metal
2025 +	3D DRAM	4+	New CMOS	Layered high mobility channel ³

Samsung Announces Industry's First EUV DRAM with Shipment of First Million Modules

Korea on March 25, 2020

Audio   Share  

Micron: 1α Process Technology to Improve DRAM Density By Up to 40%

By Anton Shilov January 26, 2021

Micron announces impressive 1α fabrication process for DRAM.

SK hynix Launches World's First DDR5 DRAM

October 6, 2020









Samsung Develops Industry's First HKMG-Based DDR5 Memory; Ideal for Bandwidth-Intensive Advanced Computing Applications

Korea on March 25, 2021



Audio   Share  

1. SAQP – Self Aligned Quadruple Patterning
 2. HKMG – High k Metal Gate
 3. 15X higher mobility than 3DNAND Channel

Levers for DRAM Scaling

Scaling lever	Key modules	Current	Inflections
Cell	Capacitor Active silicon area Word line / bit line	 <p>Capacitor</p> <p>Active area</p>	 <p>Thinner capacitor</p> <p>Shrinking active area</p>
Periphery	Interconnect Transistor	 <p>Dielectric film</p> <p>Cu</p>	 <p>Poly</p> <p>SiON</p> <p>Si</p> <p>Metal Gate</p> <p>High-k</p> <p>Si</p> <p>Poly / SiON</p> <p>Low-k + Adv CuBS</p> <p>HKMG</p>
3D stacking	Bond pad Thru silicon via (TSV) Bump	 <p>Wirebond</p> <p>Substrate</p>	 <p>Micro-Bump + TSV</p> <p>8</p> <p>7</p> <p>6</p> <p>5</p> <p>4</p> <p>3</p> <p>2</p> <p>1</p> <p>Buffer</p> <p>↓ to Si interposer</p>
New architecture	High mobility channel Conductor etch Selective removal HAR gapfill Advanced doping		 <p>3D DRAM</p> <p>Word line</p> <p>Word line contact</p> <p>Bit line</p> <p>Capacitor</p>

Levers for DRAM Scaling: Cell Region




Scaling lever	Current	Inflections
Cell region	 <p>Capacitor</p> <p>Active area</p>	 <p>Thinner capacitor</p> <p>Shrinking active area</p>
Module	High Value Problems	Solutions
Capacitor	<ul style="list-style-type: none"> High aspect ratio capacitor fabrication Higher etch profile variability and defects 	<ul style="list-style-type: none"> New hardmask materials Co-optimized etch technology with metrology feedback
Active silicon area	<ul style="list-style-type: none"> Shrinking Si active area Reduced drive current and increased variability 	<ul style="list-style-type: none"> Patterning SAQP or EUV with HAR Etch Low Si loss from oxidation, Low damage from implant

DRAM Capacitor Scaling Challenges

Shrink + geometry change = High AR

Need taller mask for patterning

Higher etch variability and defects




AR = Aspect Ratio

CD = Critical Dimension

Innovations to Enable Low Variability High AR Etch Process


Draco™: New hard mask material
(Higher modulus and selectivity)



Tunable film properties for selectivity
Unique precursor chemistry

+


New high temp etch technology
(Better profile and CD uniformity)



Industry leading >200°C capability
Higher conductance Sym3® design

+

Unique metrology
(Faster and better sampling error)




Non-destructive, bottom imaging with
actionable measurements

* CD = Critical Dimension


Variability and Defect Reduction with Co-Optimization

Thinner mask with lower AR + New etch




Enabling improved CD uniformity and defect performance

Local CD uniformity improved



Bridging defects substantially reduced



AR = Aspect Ratio
CD = Critical Dimension

Levers for DRAM Scaling: **Periphery Region**




Module	High Value Problems	Solutions
Transistor	V_t variability High gate leakage current	New materials (Metal Gate, Dipole) Interface engineering (High-k, Inter Layer, Channel)
Interconnect	Power loss and RC delays with narrow pitch Early device failure from electromigration	Low capacitance dielectric Advanced copper interconnect

PPACT Scaling of DRAM Peri Transistors with HKMG

HIGH VALUE PROBLEM

Thinner insulation layer = higher leakage



PPACT gains with HKMG*

13% lower power

2X speed

Source: Samsung newsroom, Mar 25, 2021

REQUIREMENTS

Multiple new materials

6-7 materials stack

High complexity

Interfaces very critical

How we treat

How we terminate

APPLIED LEADERSHIP PRODUCTS

Metal gate

Dipole for Vt engineering

PMOS channel

High-k film treatments


Interlayer/HK interface

Interlayer Engineering

Channel interface

Accelerating adoption of Logic-like process innovations in DRAM

DRAM Periphery: Interconnect Scaling



Interconnect

- ρ Conductor Resistivity
- k , Effective Dielectric Constant (Low k)
- ϵ_0 Permittivity in Vacuum
- L Interconnect Length
- w_m Metal Width
- w_d Metal Spacing

- C Capacitance
- V Voltage
- F Frequency

HIGH VALUE PROBLEM


Periphery scaling reduces wire pitch (w_d) and copper line widths (w_m)

At reduced pitch, signal delay and power losses increase

$$\text{RC Delay} = \rho k, \epsilon_0 \frac{L^2}{w_m w_d}$$

$$\text{Power} = CV^2F$$

Higher current density in narrow lines, cause early electromigration failures



Source: Applied Materials


DRAM Adopting Interconnect Innovations from Logic

Technology solutions


Dielectric constant



Electromigration lifetime




Adoption of low-k
TEOS silicon oxide → low-k



Producer® Black Diamond®
Industry leading low-k material

+

Adoption of Cobalt capping
Cu interconnect + Co capping




Endura® CuBS + CVD Cobalt
Industry leading interconnect technology

Levers for DRAM Scaling: **New Architecture**



Module	High Value Problems	Solutions
3D DRAM	<p>Patterning costs challenges</p> <p>Inadequate sensing margin</p>	<p>High mobility channel EPI /PVD/ALD</p> <p>Conductor etch</p> <p>HAR gap fill</p> <p>Selective removal</p> <p>Advanced doping</p>

Planar DRAM Scaling Limitations



Applied Materials Projections based on IRDS DRAM roadmap

Industry targets 20% density increase per node

SAQP limit beyond n+4


Cost challenges from patterning may make scaling uneconomical

Reduction in capacitor charge → inadequate sensing margin

New methods to scale are needed to meet PPAC


Will 3D DRAM be Fabricated Like 3D NAND?

Can DRAM scale by stacking 1 cell over the other?
It worked for NAND



DRAM must operate **1000X** faster than NAND
Requirements more similar to logic Gate-All-Around (GAA)

NAND cell




DRAM cell



Write speed	50,000 ns	10 ns
Endurance	1e4 cycles	1e18 cycles
Channel mobility	Low (poly Si)	High (Si)
Storage discharge	Slow (charge trap)	Quick (capacitor)

New material innovations required to enable higher mobility, ultra-low defect channels for 3D DRAM

Enabling the Roadmap to 3D DRAM PPACt Scaling




Unit
Process
Leadership

High mobility channel
Epi /PVD/ALD
Conductor etch
HAR gapfill
Selective removal
Advanced doping



Integrated
Materials
Solutions
Leadership

Enabling PPACt Roadmap for DRAM



Well positioned with leadership products and integrated materials solutions



PART 2




Memory Challenges and Roadmaps – 3D NAND

Sean Kang, Ph.D.

Sr. Director

MEMORY MASTER CLASS | May 5, 2021

3D NAND: A High-Density Storage Memory



State of the art technology:


- Die density: 1Tb
- Number of layers: 176pairs
- Maximum IO speed: 1.6Gbps
- Bit/cell: QLC

TechInsights
techinsights.com/tcsub

Source: TechInsights

Physics of 3D NAND and Implications for Scaling

How 3D NAND works




Bits Scaling


1bit - SLC



2bit - MLC



3bit - TLC



3D NAND Scaling Roadmap

Year of first production	Node (pair)	Stack height (μm)	Pair thickness (nm)	Key structure inflections
2015	~30	~2.5	~70	
2017	~70	~5	~60	
2019 ~	>100	~7	~50	Staircase Opt. ¹
2021 ~	>150	~ 8.5	45 ~ 50	2 Tier, CuA ²
2023 ~	>250	>10	40 ~ 45	Cell Design ³
2025 ~	>350	>> 10	~40	>2 Tier, CoA ⁴

Samsung plans to 'double-stack' 3D-NAND flash memory

April 22, 2020 // By Peter Clarke

SK hynix Unveils the Industry's Most Multilayered 176-Layer 4D NAND Flash

December 4, 2020

Dec 16, 2020, 09:00am EST | 1,316 views

Intel's New Optane And 144-Layer NAND SSDs Enable PCs As Well As Data Centers

YTMC stakes claim for top table with 128 layer 1.33Tb QLC 3D NAND

By Chris Mellor - April 14, 2020

November 9, 2020 at 4:01 PM EST


Micron Ships World's First 176-Layer NAND, Delivering A Breakthrough in Flash Memory Performance and Density

Kioxia and Western Digital build 162-layer 3D NAND


By Chris Mellor - February 19, 2021

1. Staircase optimization for area saving
2. CuA: CMOS Under Array
3. Cell layout intensification
4. CoA: CMOS over Array

Three Levers for 3D NAND Scaling




Levers for 3D NAND Scaling: Lateral




Module	High Value Problems	Solutions
Staircase	Single flight not scalable Consumes 1-2% die	Zig-zag staircase architecture Multi-pair etch and large HAR gap fill
CMOS	CMOS near array consumes 30% of die CuA: Transistor higher thermal budget CoA: W2W bonding	Architecture change, CuA or CoA CuA: Optimized ion implant and annealing CoA: Low dishing CMP and heterogeneous bonding
Memory array	Memory hole density Slits consume > 10% of array (holes + slits)	SiN exhume and ALD

3D NAND Staircase Area Savings

Traditional Staircase – Single Flight



Zig-zag Staircase – Multiple Flights



Traditional staircase est: ~120um
~ 90% Staircase Area Savings

48 Pairs
~ 60 um long


96 Pairs
~ 10 um long

Limitations	Traditional staircase has area penalty, not scalable to more pairs
New Capabilities	Zig-zag Staircase brings new challenges in profile control, CD/ER uniformity, throughput and cost
Adoption	3 in production, others in R&D


Continuing leadership position with Sym3 etch

3D NAND CMOS Area Savings

Today's CMOS and array are side by side




Area ratio




Cell – Memory array area
Peri – Peripheral logic CMOS area

Under (CuA)





Over (CoA)



Benefit	Relative low cost	Higher CMOS performance
Challenges	Fabrication thermal budget	Wafer to wafer bonding
New capability required	Specialized implant & thermal Less stress metal fill	More copper interconnects CMP and Die to wafer bonding
Adoption	3 customers	1 customer

New Process Steps Enable CuA and CoA




Impact to interconnect technology


	Conventional	CoA	CuA
Tungsten	2	1-2	4
Copper	1	4-5	1
Aluminum	1	1	1
Packaging	-	W2W	-

Hybrid Bonding | Enabling Novel CoA NAND Architecture


W2W hybrid bonded (CoA)



Key challenges



Barrier / Seed PVD



Cu pad fill ECD



CMP with tuned dishing control

Reflexion[®] LK Cu CMP


Process optimized over 3 platens



2. Barrier removal



3. Topography correction



1. Bulk Cu removal




Incoming Wafer

Dishing Range



PVD: Physical Vapor Deposition
ECD: Electro-Chemical Deposition
CMP: Chemical Mechanical Polishing
WiW: Within Wafer
POR: Process of Record


Levers for 3D NAND Scaling: Vertical



Module	High Value Problems	Solutions
+ Pairs	Hardmask selectivity and etch cost	New Hardmask required Etch cost effectiveness decreases with AR
- Pitch	Removal of SiN and metal fill Pattern collapse	SiN Exhume and ALD Metal High modulus ON
+ Tiers	Complex process, e.g. staircase integration Higher aspect ratio structure	New hardmask and Etch ALD and CVD Fill

Co-Optimized Hardmask Deposition and Etch


HIGH VALUE PROBLEM




Increasing hardmask thickness

More selective hardmask

Carbon hardmask




Selective hardmask




High selectivity
Low stress
Transparent film

Co-optimized hardmask etch

Conventional etch



Advanced etch




Unique source design
Improved profile
Available strip solution

In high volume production for multiple layers

High Aspect Ratio Large Area Gapfill


HIGH VALUE PROBLEM




- Large gaps to fill > 2um
- Aspect ratio > 10:1
- Impacted by shrinkage

Gapfill oxide

Voiding with Conventional CVD



Complete Fill Advanced CVD




- Low shrinking film
- High deposition rate
- Tunable stress

In high volume production

Simplified planarization

Etchback + Buff CMP



✓ Direct CMP Only
Low Over-Burden



- Excellent dishing performance
- Eliminates etchback step


In high volume production

CMP: Chemical Mechanical Polishing



3D NAND Vertical Scaling | Metal Gapfill

HIGH VALUE PROBLEM

Conventional CVD W




Seam suppressed CVD W



Gapfill voids trap corrosive gas
Tungsten stress damages features


Seam suppressed gapfill



Nucleation




Treatment




Bottom-up gapfill




Low stress gapfill



Step increase with CuA



Enabling PPACt Roadmap for NAND





PART 3

Memory Growth Opportunities

Raman Achutharaman, Ph.D.

GVP, Head of Technology, Strategy, and Marketing

MEMORY MASTER CLASS | May 5, 2021

AGENDA

- 9:00 **PART 1** HOST: Mike Sullivan
Memory Thesis
Fireside Chat | Ed Doller
- 9:15 **PART 2** HOST: Kevin Moraes, Ph.D.
Memory Technology
DRAM | Sony Varghese, Ph.D.
NAND | Sean Kang, Ph.D.
- 9:50 **PART 3** HOST: Raman Achutharaman, Ph.D.
Memory Growth Opportunities
- 10:00 **Q&A** Raman, Kevin, Mike

Significant Momentum Across Device Types



Patterning growth + new products/solutions = Increased memory share, balanced portfolio

Applied = PPACt Enablement Company

Unit process
leadership and
broadest portfolio



Unique
combinations
of technologies



Actionable insight /
time to market
acceleration

MATERIALS CREATION,
MODIFICATION,
REMOVAL, ANALYSIS

CO-OPTIMIZATION
INTEGRATED MATERIALS
SOLUTIONS (IMS),
PACKAGING

ACTIONABLE INSIGHT
ACCELERATOR (AI^X™)

Going Beyond Unit Process Tools to Deliver Solutions



UNIT PROCESS LEADERSHIP
+ BROADEST PORTFOLIO

FASTER TIME TO MARKET, HIGHER VALUE, STICKIER




CO-OPTIMIZATION OF
PROCESSES / TOOLS

~40% of our products
now co-optimized



INTEGRATED
MATERIALS
SOLUTIONS

~30% of our products
now integrated




SENSORS + eBeam + AI / ML

ACTIONABLE INSIGHT
ACCELERATION

New

Applied AI^x™ Actionable Insight Accelerator

real-time ability to see into the process with innovative sensors, in-vacuum metrology



Process tools

>10,000 process possibilities per tool
>1,000,000 possibilities per integrated flow

+

massive **actionable data** with **unique metrology**



PROvision®

100X faster
50% higher resolution

+

AI^x™ analytics platform across all Applied tools



ChamberAI™ ML algorithms



AppliedPRO™



Digital twin models



Integrated controls

Making every stage faster and better: R&D, ramp and HVM
2X faster with 30% better process window

Introducing Materials Engineering Solutions for DRAM Scaling



NEWS RELEASE

Applied Materials Introduces Materials Engineering Solutions for DRAM Scaling

- *New Draco™ hard mask material co-optimized with Sym3® Y etcher to accelerate DRAM capacitor scaling*
- *DRAM makers adopting Black Diamond®, the low-k dielectric material pioneered by Applied Materials to overcome interconnect scaling challenges in logic*
- *High-k metal gate transistors now being introduced in advanced DRAM designs to boost performance and reduce power while shrinking the periphery logic to improve area and cost*


SANTA CLARA, Calif., May 5, 2021 – Applied Materials, Inc. today announced materials engineering solutions that give its memory customers three new ways to further scale DRAM and accelerate improvements in chip performance, power, area, cost and time to market (PPACT).

The digital transformation of the global economy is generating record demand for DRAM. The Internet of Things is creating hundreds of billions of new computing devices at the edge which are driving an exponential increase in data transmitted to the cloud for processing. The industry urgently needs breakthroughs that can allow DRAM to scale to reduce area and cost while also operating at higher speeds and using less power.

Applied Materials is working with DRAM customers to commercialize three materials engineering solutions that create new ways to shrink as well as improve performance and power. The solutions target three areas of DRAM chips: storage capacitors, interconnect wiring and logic transistors. They are now ramping into high volume and are expected to significantly increase Applied's DRAM revenue over the next several years.

Growing by Enabling the Capacitor Roadmap

\$1B cumulative TAM opportunity



Breaking tradeoffs: area, capacitance, variability

Innovative technologies + acceleration with co-optimization + acceleration with metrology

Delivering node-over-node PPACt gains
↑performance, ↑yield, ↓area


DTOR / PTOR at major DRAM customers

DTOR = Development Tool of Record
PTOR = Production Tool of Record

Leadership in PPACt Solutions for Periphery Scaling

>**\$2B** cumulative TAM opportunity

>**3X** annual revenue growth



Leadership products for HKMG transistors and interconnects

Decades of experience with logic-like processing


Delivering node-over-node PPACt gains
↓power, ↑performance, ↑yield, ↓area

DTOR / PTOR at major DRAM customers

DTOR = Development Tool of Record
PTOR = Production Tool of Record

Well Positioned for Growth in Packaging

Early innings of multi-year growth



#1 in bond-pad, bump and TSV

Broad product portfolio + full-flow lab

Key eco-system partnerships

Delivering system level PPACt gains
↓ R, ↓ power, ↓ area, ↑ performance

TSV = Through Silicon Via

TAKEAWAY

Messages

1. 'AI era' = **Secular growth** and accelerated innovation
2. Applied = The **PPACt enablement** company
3. **Uniquely positioned** to accelerate the PPACt roadmap
Unit processes, unique combinations, actionable insight acceleration
4. Multiple big **inflections and growth opportunities** for Applied Materials

* Free cash flow = operating cash flow – net capital expenditures

** Non-GAAP adjusted EPS



APPLIED
MATERIALS®

make possible